About Biography
Education Education History
Experience Academic & Work Experience
Research Research Indicators & Interest
Publications Publications
Awards Awards & Honors
Professional Experience Professional Experience
Communities Communities
Contacts Contacts
Courses Teaching Courses
Projects Supervised Projects





Doctorate - Faculty of Engineering - Cairo University -

PhD Electronics and Communications


Master - Faculty of Engineering - Cairo University -

MSc Electronics and Communications


Bachelor - Faculty of Engineering - Cairo University -

BSc Electronics and Communications


work experience

academic experience


Fields of Interest

Research Indicators


You can filter publications by years

Honors & awards


Professional Experience

  • IEEE


  • Applied Soft Computing - Elsevier


  • Supporting the Local Orphanage
    The College staff buys school supplies for the children & provides Study time with the children. More activities are planned for.

Teaching Courses

Course Academic year Term


Globally-Asynchronous Locally-Synchronous (GALS)-based Programmable Low Power High Performance Security Processor

Funded Project
Start Date : 02 Jun 2013-02 Jun 2013
The Globally Asynchronous Locally Synchronous- based (GALS) Security Processor is based on the Transport Triggered Architecture (TTA) - a dataflow-oriented architecture - which offers higher throughput due to the fact that it parallels the nature of cryptographic algorithms. Internally, the processor is partitioned into 6 regions (1 instruction region, 4 execution regions, and 1 region for interconnection among regions). Each execution region contains a number of Function Units (FU) typically encountered in the implementation of encryption algorithms. FUs grouped in the same execution region are ed to have comparable delay performance. Moreover, each region is governed by its own clock frequency, which allows each FU to run at its own frequency and this – again – contributes to higher throughput. In addition, the decoupled structure of the GALS units makes it possible to clock gate idle regions and thereby reducing the amount of dissipated power. Finally, the asynchrony of regions, in addition to a novel data scrambling technique, renders the processor higher immunity against side channel attacks.

contact Me

Branch : AASTMT Branch, , Egypt

Office Phone :

Extension Number :

Fax :

Mobile :

Email: Send Email

Location :